



National Standards Authority of Ireland

IRISH STANDARD

I.S. EN 50090-5-2:2004

ICS 97.120

**HOME AND BUILDING ELECTRONIC
SYSTEMS (HBES), PART 5-2: MEDIA AND
MEDIA DEPENDENT LAYERS - NETWORK
BASED ON HBES CLASS 1, TWISTED PAIR**

National Standards
Authority of Ireland
Dublin 9
Ireland

Tel: (01) 807 3800
Tel: (01) 807 3838

*This Irish Standard was
published under the
authority of the National
Standards Authority of
Ireland
and comes into effect on:
March 26, 2004*

**NO COPYING WITHOUT NSAI
PERMISSION EXCEPT AS
PERMITTED BY COPYRIGHT
LAW**

© NSAI 2004

Price Code U

Údarás um Chaighdeáin Náisiúnta na hÉireann

EUROPEAN STANDARD

EN 50090-5-2

NORME EUROPÉENNE

EUROPÄISCHE NORM

February 2004

ICS 97.120

Supersedes R205-009:1996

English version

**Home and Building Electronic Systems (HBES)
Part 5-2: Media and media dependent layers -
Network based on HBES Class 1, Twisted Pair**

Systèmes électroniques pour les foyers
domestiques et les bâtiments (HBES)
Partie 5-2: Médias et couches
dépendantes des médias -
Réseau basé sur HBES Classe 1,
Paire Torsadée

Elektrische Systemtechnik für Heim
und Gebäude (ESHG)
Teil 5-2: Medien und medienabhängige
Schichten -
Netzwerk basierend auf ESHG Klasse 1,
Twisted Pair

This European Standard was approved by CENELEC on 2003-12-02. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in one official version (English). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official version.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, Switzerland and United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization
Comité Européen de Normalisation Electrotechnique
Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: rue de Stassart 35, B - 1050 Brussels

Contents

Foreword	5
Introduction.....	6
1 Scope.....	6
2 Normative references	6
3 Terms, definitions and abbreviations	7
3.1 Terms and definitions.....	7
3.2 Abbreviations	9
4 Requirements for HBES Class 1, Twisted Pair Type 0 (TP0)	10
4.1 Datagram service	10
4.2 Medium definition.....	14
4.3 Power feeding service.....	16
4.4 Data link layer type Twisted Pair Type 0.....	25
4.5 Full Twisted Pair Type 0 frame structure	35
5 Requirements for HBES Class 1, Twisted Pair Type 1 (TP1-64 & TP1-256)	36
5.1 Physical layer requirements – Overview	36
5.2 Requirements for analogue bus signals.....	38
5.3 Medium attachment unit (MAU)	43
5.4 Twisted Pair Type 1 bus cable.....	50
5.5 Topology	53
5.6 Services of the physical layer type Twisted Pair Type 1	56
5.7 Behaviour of the physical layer type Twisted Pair Type 1 entity.....	58
5.8 Data link layer type Twisted Pair Type 1.....	58
Figure 1 – NRZ line code	11
Figure 2 – Character format.....	11
Figure 3 – Transmitter rising and falling edges.....	12
Figure 4 – Repeater maximum transition time	15
Figure 5 – TP0 power supply gauge.....	18
Figure 6 – Power supply dynamic internal resistor measuring test set-up.....	18
Figure 7 – Falling edge and over-current measurements.....	19
Figure 8 – TP0 Network with distributed power supply	20
Figure 9 – Voltage / Current gauge of one node.....	21
Figure 10 – Voltage / Current gauge of <u>entire</u> distributed power supply with 6 to 8 supplying nodes.....	24
Figure 11 – Common part of frame structure	26
Figure 12 – Control Field	26
Figure 13 – CTRL Field	27
Figure 14 – Format1s, L_Data_Standard Frame Format with standard field-name abbreviations	27
Figure 15 – Format 1e, L_Data_Extended Frame Format with standard fieldname abbreviations	28
Figure 16 – EFF field	29

Figure 17 – Format 2, Short Acknowledgement frame format	30
Figure 18 – Transmission definition	35
Figure 19 – Format 1s, Full L_Data_Standard Request frame format	35
Figure 20 – Format 1e, Full L_Data_Extended Request frame format	36
Figure 21 – Logical structure of physical layer type TP1	38
Figure 22 – Octet mapped to a serial character.....	38
Figure 23 – “1”-Bit frame.....	39
Figure 24 – “0”-Bit frame.....	40
Figure 25 – Delayed logical “0”	41
Figure 26 – Overlapping of two logical “0” (example)	42
Figure 27 – Method of transmitting.....	45
Figure 28 – Example of transmitter characteristics.....	46
Figure 29 – Example of a diagram of a TP1-64 transmitter.....	46
Figure 30 – Example of a diagram of a TP1-256 transmitter ($I_{\text{limit}} 0,4 \text{ A}$).....	47
Figure 31 – Relation between framed data and asynchronous signal	48
Figure 32 – Relation between digital signal and serial bit stream	49
Figure 33 – Example of a Light Dimmer	50
Figure 34 – Physical Segments.....	53
Figure 35 – Physical segments combined to a line.....	54
Figure 36 – Lines combined to a zone.....	54
Figure 37 – Network topology	55
Figure 38 – Control Field	59
Figure 39 – Frame Fields with Standard Fieldname Abbreviations	59
Figure 40 – Format 1s, L_Data_Standard Frame Format.....	60
Figure 41 – Check octet.....	60
Figure 42 – Frame Fields with Standard Fieldname Abbreviations	61
Figure 43 – Format 1e, L_Data_Extended Frame Format.....	61
Figure 44 – Extended Control Field.....	62
Figure 45 – Format 3 - L_Poll_Data request frame format.....	62
Figure 46 – L_Poll_Data response frame format	63
Figure 47 – Format 2 - Short Acknowledgement frame format.....	64
Figure 48 – Character timing.....	64
Figure 49 – Priority operation.....	66
Figure 50 – Guarantee of access fairness.....	67
Figure 51 – State machine of data link layer	72
Table 1 – Electrical data encoding	11
Table 2 – Transceiver characteristics – Sending part	12
Table 3 – Transceiver characteristics – Receiving part	13
Table 4 – Mandatory and optional requirements for physical layer services	13
Table 5 – Ph-Result parameter	14
Table 6 – Requirements for the TP0 line.....	15
Table 7 – General hardware requirements	16

Table 8 – Current consumption requirements	17
Table 9 – Power supply voltage	17
Table 10 – Requirements for one supplying DPS device	21
Table 11 – Requirements for entire DPS	23
Table 12 – Possible cable lengths depending on number of DPS devices connected (for a typical cable)	24
Table 13 – Priority of frames – IFT	32
Table 14 – Requirements for Acknowledgement wait time, frame re-transmission	34
Table 15 – Requirements for full wait time, frame re-transmission.....	34
Table 16 – System parameters of physical layer Type TP1-64 and TP1-256	37
Table 17 – Analogue and digital signal of a logical “1”	39
Table 18 – Analogue and digital signal of logical “0”	41
Table 19 – Limits within a character	42
Table 20 – Unit currents for standard devices	44
Table 21 – Dynamic requirements of a TP1-64 transmitter	45
Table 22 – Dynamic requirements of a TP1-256 transmitter	46
Table 23 – Requirements for the receiver	47
Table 24 – Requirements for bit coding.....	48
Table 25 – Requirements for the bit decoding unit	49
Table 26 – Requirements for TP1 cable	51
Table 27 – Requirements for character coding	65
Table 28 – Requirements for character decoding	65
Table 29 – Priority sequence, in descending order of importance.....	66

This is a free preview. Purchase the entire publication at the link below:

[Product Page](#)

-
- [Looking for additional Standards? Visit Intertek Inform Infostore](#)
 - [Learn about LexConnect, All Jurisdictions, Standards referenced in Australian legislation](#)
-