

Irish Standard I.S. EN 60191-6-17:2011

Mechanical standardization of semiconductor devices -- Part 6-17: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for stacked packages - Fine-pitch ball grid array and fine-pitch land grid array (P-PFBGA and P-PFLGA) (IEC 60191-6-17:2011 (EQV))

© NSAI 2011

No copying without NSAI permission except as permitted by copyright law.

Dublin 9

Incorporating amendments/corrigenda issued since publication:		

The National Standards Authority of Ireland (NSAI) produces the following categories of formal documents:

I.S. xxx: Irish Standard – national specification based on the consensus of an expert panel and subject to public consultation.

S.R. xxx: Standard Recommendation - recommendation based on the consensus of an expert panel and subject to public consultation.

SWiFT xxx: A rapidly developed recommendatory document based on the consensus of the participants of an NSAI workshop.

This document replaces:	This document is b EN 60191-6-17:2011		<i>hed:</i> ·il, 2011
This document was published under the authority of the NSAI 29 April, 2011	and comes into effect on:		ICS number: 31.080.01
1 Swift Square,	+353 1 807 3800 +353 1 807 3838 standards@nsai.ie	Sales: T +353 1 857 6730 F +353 1 857 6729	

W standards.ie

Údarás um Chaighdeáin Náisiúnta na hÉireann

W NSAl.ie

EUROPEAN STANDARD

EN 60191-6-17

NORME EUROPÉENNE

EUROPÄISCHE NORM

April 2011

ICS 31.080.01

English version

Mechanical standardization of semiconductor devices -

Part 6-17: General rules for the preparation of outline drawings of surface mounted semiconductor device packages -

Design guide for stacked packages -

Fine-pitch ball grid array and fine-pitch land grid array (P-PFBGA and P-PFLGA)

(IEC 60191-6-17:2011)

Normalisation mécanique des dispositifs à semiconducteurs -

Partie 6-17: Règles générales pour la préparation des dessins d'encombrement des dispositifs à semiconducteurs à montage en surface -

Guide de conception pour les boîtiers emplilés -

Boîtiers matriciels à billes et à pas fins et boîtiers matriciels à zone de contact plate et à pas fins (P-PFBGA et P-PFLGA) (CEI 60191-6-17:2011) Mechanische Normung von Halbleiterbauelementen -

Teil 6-17: Allgemeine Regeln für die Erstellung von Gehäusezeichnungen von SMD-Halbleitergehäusen -

Konstruktionsleitfaden für gestapelte Gehäuse -

Feinraster-Ball-Grid-Array und Feinraster-Land-Grid-Array (P-PFBGA/P-PFLGA) (IEC 60191-6-17:2011)

This European Standard was approved by CENELEC on 2011-03-03. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland and the United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

Management Centre: Avenue Marnix 17, B - 1000 Brussels

EN 60191-6-17:2011

- 2 -

Foreword

The text of document 47D/785/FDIS, future edition 1 of IEC 60191-6-17, prepared by SC 47D, Mechanical standardization for semiconductor devices, of IEC TC 47, Semiconductor devices, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 60191-6-17 on 2011-03-03.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CEN and CENELEC shall not be held responsible for identifying any or all such patent rights.

The following dates were fixed:

 latest date by which the EN has to be implemented at national level by publication of an identical national standard or by endorsement

(dop) 2011-12-03

 latest date by which the national standards conflicting with the EN have to be withdrawn

(dow) 2014-03-03

Annex ZA has been added by CENELEC.

Endorsement notice

The text of the International Standard IEC 60191-6-17:2011 was approved by CENELEC as a European Standard without any modification.

- 3 -

EN 60191-6-17:2011

Annex ZA (normative)

Normative references to international publications with their corresponding European publications

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

NOTE When an international publication has been modified by common modifications, indicated by (mod), the relevant EN/HD applies.

<u>Publication</u>	<u>Year</u>	<u>Title</u>	EN/HD	<u>Year</u>
IEC 60191-6	-	Mechanical standardization of semiconductor devices - Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages	EN 60191-6	-
IEC 60191-6-5	-	Mechanical standardization of semiconductor devices - Part 6-5: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine-pitch ball grid array (FBGA)	EN 60191-6-5	-

This is a free page sample. Access the full version online.

I.S. EN 60191-6-17:2011

This page is intentionally left BLANK.

-2-

60191-6-17 © IEC:2011

CONTENTS

FΟ	REWORD	3
INT	RODUCTION	5
1	Scope	6
2	Normative references	6
3	Definitions	6
4	Terminal position numbering	7
5	Drawings	8
6	Dimensions	16
	6.1 Group 1	16
	6.2 Group 2	
7	Dimension table	27
Fig	ure 1 – Individual stackable package, P-FBGA (cavity-up)	8
Fig	ure 2 – Individual stackable package, P-FBGA (cavity-down)	9
Fig	ure 3 – Individual stackable package, P-FLGA (cavity-up)	10
Fig	ure 4 – Stacked package outline, P-PFBGA (cavity-up BGA and cavity-up BGA)	11
Fig BG	ure 5 – Stacked package outline, P-PFBGA (cavity-down BGA and cavity-down A)	12
Fig	ure 6 – Stacked package outline, P-PFBGA (cavity-down BGA + cavity-up LGA)	13
Fig	ure 7 – Stacked package outline, P-PFLGA (cavity-up LGA + cavity-up BGA)	14
Fig	ure 8 – Functional gauge	15
Fig	ure 9 – Pattern of terminal position area	15
Tal	ole 1 – Dimensions, Group 1	16
Tal	ole 2 – Dimensions Group 2	21
Tal	ole 3 – Combination of D, E, M_D , and M_E , \boxed{e} = 0.80mm pitch FBGA and FLGA	22
Tal	ole 4 – Combination of D, E, M_D , and M_E , e = 0,65mm pitch FBGA and FLGA	23
Tal	ole 5 – Combination of D, E, M_D , and M_E , e = 0,50mm pitch FBGA and FLGA	24
Tal	ole 6 – Combination of D, E, M_D , and M_E , $E = 0.40$ mm pitch FBGA an FLGA	25
Tal	ole 7 – Combination of D, E, M_D , and M_E , e = 0,30mm pitch FLGA	26
Tal	ole 8 – Dimension table	27

60191-6-17 © IEC:2011

- 3 -

INTERNATIONAL ELECTROTECHNICAL COMMISSION

MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES -

Part 6-17: General rules for the preparation of outline drawings of surface mounted semiconductor device packages –

Design guide for stacked packages –

Fine-pitch ball grid array and fine-pitch land grid array

(P-PFBGA and P-PFLGA)

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international
 consensus of opinion on the relevant subjects since each technical committee has representation from all
 interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 60191-6-17 has been prepared by subcommittee 47D: Mechanical standardization for semiconductor devices, of IEC technical committee 47: Semiconductor devices.

The text of this standard is based on the following documents:

FDIS	Report on voting
47D/785/FDIS	47D/793/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

-4-

60191-6-17 © IEC:2011

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all the parts in the IEC 60191 series, under the general title *Mechanical standardization of semiconductor devices*, can be found on the IEC website.

The committee has decided that the contents of this publication will remain unchanged until the stability date indicated on the IEC web site under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- · reconfirmed.
- withdrawn,
- replaced by a revised edition, or
- amended.

60191-6-17 © IEC:2011

- 5 -

INTRODUCTION

The trend toward downsizing and higher density of portable electronic devices has driven LSI packages into smaller and higher density configurations. The market demand of higher density has led to the development of the package stacking technology that enabled miniaturization and higher functionality. The objective of this design guide is to standardize outlines and to get interchangeability of individual stackable packages.



This is a free preview	 Purchase the entire 	e publication at the link below:
------------------------	---	----------------------------------

Product Page

- Dooking for additional Standards? Visit Intertek Inform Infostore
- Dearn about LexConnect, All Jurisdictions, Standards referenced in Australian legislation