

Irish Standard I.S. EN 60191-6:2009

Mechanical standardization of semiconductor devices -- Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages (IEC 60191-6:2009 (EQV))

© NSAI 2009

No copying without NSAI permission except as permitted by copyright law.

Incorporating amendments/corrigenda issued since publication:		

The National Standards Authority of Ireland (NSAI) produces the following categories of formal documents:

I.S. xxx: Irish Standard – national specification based on the consensus of an expert panel and subject to public consultation.

S.R. xxx: Standard Recommendation - recommendation based on the consensus of an expert panel and subject to public consultation.

SWiFT xxx: A rapidly developed recommendatory document based on the consensus of the participants of an NSAI workshop.

This document replaces: EN 60191-6:2004

This document is based on: EN 60191-6:2009

EN 60191-6:2004

Published:

23 December, 2009 8 December, 2004

This document was published under the authority of the NSAI and comes into effect on:

5 July, 2010

ICS number: 31.080.01

NSAI

T +353 1 807 3800

Sales:

1 Swift Square, Northwood, Santry Dublin 9 F +353 1 807 3838 E standards@nsai.ie T +353 1 857 6730 F +353 1 857 6729 W standards.ie

W NSALie

Údarás um Chaighdeáin Náisiúnta na hÉireann

**EUROPEAN STANDARD** 

EN 60191-6

NORME EUROPÉENNE

**EUROPÄISCHE NORM** 

December 2009

ICS 31.080.01

Supersedes EN 60191-6:2004

English version

# Mechanical standardization of semiconductor devices Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages

(IEC 60191-6:2009)

Normalisation mécanique des dispositifs à semi-conducteurs Partie 6: Règles générales pour la préparation des dessins d'encombrement des boîtiers pour dispositifs à semi-conducteurs pour montage en surface (CEI 60191-6:2009)

Mechanische Normung von Halbleiterbauelementen -Teil 6: Allgemeine Regeln für die Erstellung von Gehäusezeichnungen von SMD-Halbleitergehäusen (IEC 60191-6:2009)

This European Standard was approved by CENELEC on 2009-12-01. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland and the United Kingdom.

# **CENELEC**

European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: Avenue Marnix 17, B - 1000 Brussels

- 2 -

### **Foreword**

The text of document 47D/736/CDV, future edition 3 of IEC 60191-6, prepared by SC 47D, Mechanical standardization for semiconductor devices, of IEC TC 47, Semiconductor devices, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 60191-6 on 2009-12-01.

This European Standard supersedes EN 60191-6:2004.

EN 60191-6:2009 includes the following significant changes with respect to EN 60191-6:2004:

- scope is modified to cover all surface-mounted devices discrete semiconductors with lead count of greater or equal to 8;
- editorial modifications on several pages; and
- technical revision to ball grid array package (BGA) especially its geometrical drawing format. (two types of BGA would unify as one type as a result of revising drawing format.)

The following dates were fixed:

 latest date by which the EN has to be implemented at national level by publication of an identical national standard or by endorsement

(dop) 2010-09-01

 latest date by which the national standards conflicting with the EN have to be withdrawn

(dow) 2012-12-01

Annex ZA has been added by CENELEC.

### **Endorsement notice**

The text of the International Standard IEC 60191-6:2009 was approved by CENELEC as a European Standard without any modification.

In the official version, for Bibliography, the following notes have to be added for the standards indicated:

IEC 60191-3 NOTE Harmonized as EN 60191-3:1999 (not modified).

ISO 2692 NOTE Harmonized as EN ISO 2692:2006 (not modified).

EN 60191-6:2009

# Annex ZA (normative)

# Normative references to international publications with their corresponding European publications

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

NOTE When an international publication has been modified by common modifications, indicated by (mod), the relevant EN/HD applies.

<u>Publication</u>	<u>Year</u>	<u>Title</u>	EN/HD	<u>Year</u>
IEC 60191-1	2007	Mechanical standardization of semiconductor devices - Part 1: General rules for the preparation of outline drawings of discrete devices	EN 60191-1	2007
IEC 60191-4 A1 A2	1999 2001 2002	Mechanical standardization of semiconductor devices - Part 4: Coding system and classification into forms of package outlines for semiconductor device packages	EN 60191-4 A1 A2	1999 2002 2002
ISO 1101	2004	Geometrical Product Specifications (GPS) - Geometrical tolerancing - Tolerances of form, orientation, location and run-out	EN ISO 1101	2005

This is a free page sample. Access the full version online.

I.S. EN 60191-6:2010

This page is intentionally left BLANK.

- 2 -

# 60191-6 © IEC:2009

# **CONTENTS**

FΟ	DREWORD	4
1	Scope	6
2	Normative references	6
3	Terms and definitions	6
4	Design rules	7
5	Dimensions to be specified	8
6	Notes	8
Anı	nnex A (informative) Illustration of the rules	12
Anı	nnex B (informative) Optional table format	36
Bib	bliography	38
Fig	gure A.1 – Illustrations of terminal projection zone	13
Fig	gure A.2 – Isometric view of an example of gauge	13
Fig	gure A.3a – Top view	14
Fig	gure A.3b – Side view	14
Fig	gure A.3c – Lead section	14
Fig	gure A.3d – Lead side view	14
Fig	gure A.4 – Pattern of terminal position areas	14
Fig	gure A.5a – Top view	17
Fig	gure A.5b – Side view	17
Fig	gure A.5c – Lead section	17
Fig	gure A.5d – Lead side view	17
Fig	gure A.6 – Pattern of terminal position areas	17
Fig	gure A.7a – Top view	20
Fig	gure A.7b – Side view	20
Fig	gure A.7c – Lead section	20
Fig	gure A.7d – Lead side view	20
Fig	gure A.8 – Pattern of terminal position areas	20
Fig	gure A.9a – Top view	23
Fig	gure A.9b – Side view	23
Fig	gure A.9c – Side view	23
Fig	gure A.9d – Lead shape	23
Fig	gure A.9e – Lead side view	23
Fig	gure A.9f – Lead section	23
Fig	gure A.10 – Pattern of terminal position areas	23
Fig	gure A.11a – Top view	26
_	gure A.11b – Side view	
_	gure A.11c – Side view	
_	gure A.11d – Lead section	
_	gure A.11e – Lead shape	
_	gure A.11f – Lead side view	
_		

60191-6 © IEC:2009

- 3 -

Figure A.12 – Pattern of terminal position areas	27
Figure A.13a – Top View	30
Figure A.13b – Side View	30
Figure A.13c – Bottom view	30
Figure A.14 – Pattern of terminal position areas	30
Figure A.15a – Top view	33
Figure A.15b – Side view	33
Figure A.15c – Bottom view	33
Figure A.16 – Pattern of terminal position areas	33
Table 1 – Dimensions to be specified for Group 1	9
Table 2 – Dimensions to be specified for Group 2	

**-4** -

60191-6 © IEC:2009

### INTERNATIONAL ELECTROTECHNICAL COMMISSION

# MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES –

# Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages

#### **FOREWORD**

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 60191-6 has been prepared by subcommittee 47D: Mechanical standardization of semiconductor devices, of IEC technical committee 47: Semiconductor devices.

This third edition of IEC 60191-6 cancels and replaces the second edition, published in 2004 and constitutes a technical revision. This edition includes the following significant changes with respect to the previous edition:

- a) scope is modified to cover all surface-mounted devices discrete semiconductors with lead count of greater or equal to 8;
- b) editorial modifications on several pages; and
- c) technical revision to ball grid array package (BGA) especially its geometrical drawing format. (two types of BGA would unify as one type as a result of revising drawing format.)

60191-6 © IEC:2009

- 5 -

The text of this standard is based on the following documents:

CDV	Report on voting
47D/736/CDV	47D/749/RVC

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all parts of IEC 60191 series under the general title *Mechanical standardization of semiconductor devices* can be found on the IEC website.

The committee has decided that the contents of this amendment and the base publication will remain unchanged until the maintenance result date indicated on the IEC web site under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- reconfirmed;
- withdrawn;
- · replaced by a revised edition, or
- amended.



This is a free preview	<ul> <li>Purchase the entire</li> </ul>	e publication at the link below:
------------------------	-----------------------------------------	----------------------------------

**Product Page** 

- Dooking for additional Standards? Visit Intertek Inform Infostore
- Dearn about LexConnect, All Jurisdictions, Standards referenced in Australian legislation